1 Answer

Most microprocessors have a nonmaskable interrupt, an input pin that causes an interrupt that cannot be disabled.
If an interrupt routine shares any data with the task code, then it is necessary to disable that interrupt. Since we can not disable the non-maskable interrupts. Thus the associated ISR must not share any data with then task code.
Because of this, the non-maskable interrupts is most commonly used for events that are completely beyond the normal range of the ordinary processing.
For example, the Non-maskable interrupt might be used to allow your system to react to a power failure.
Some microprocessors use a different mechanism for disabling and enabling interrupts. These microprocessors assign a priority to each interrupt request signal and allow your program to specify the priority of the lowest priority interrupts that it is willing to handle at any given time.

Microprocessors can:
1. Disable all interrupts (except for then non-maskable interrupts)
2. It can enable all interrupts by setting the priority level.
3. It allows us to enable and disable individual interrupts.
thumb_up_alt 0 like thumb_down_alt 0 dislike

Related questions

Description : Explain processes of interrupt enabling and disabling in 8051.

Answer : Interrupts are the events that temporarily suspend the main program, pass the control to the external sources and execute their task. It then passes the control to the main program where it had left off. ... interrupts. Its bit sequence and their meanings are shown in the following figure.

Description : A job has four pages A, B, C, D and the main memory has two page frames only. The job needs to process its pages in following order: ABACABDBACD Assuming that a page interrupt occurs when a new page is brought in the main memory, irrespective of whether the page is swapped out or not. The number of page interrupts in FIFO and LRU page replacement algorithms are (A) 9 and 7 (B) 7 and 6 (C) 9 and 8 (D) 8 and 6

Answer : (C) 9 and 8

Description : The essential difference between traps and interrupts is (A) traps are asynchronous and interrupts are synchronous with the program (B) traps are synchronous and interrupts are asynchronous with the program (C) traps are synchronous and interrupts are asynchronous with the I/O devices. (D) None of these.

Answer : (B) traps are synchronous and interrupts are asynchronous with the program

Description : 8085 microprocessor has ............. hardware interrupts. (A) 2 (B) 3 (C) 4 (D) 5

Answer : (D) 5

Description : What are the signals that inform the operating system that some activity has taken place, called ? (1) Informers (2) Interrupts (3) Events (4) Handlers

Answer : Handlers

Description : Which is used to store critical pieces of data during subroutines and interrupts: (A) Stack (B) Queue (C) Accumulator (D) Data register

Answer : Which is used to store critical pieces of data during subroutines and interrupts: Stack 

Description : In the order of priority of hardware interrupts of 8085A, 3rd priority (in descending order) is for  A) Trap B) INTR C) RST6.5 D) RST5.5

Description : Normally, the FPGA resources are used less than 70% because:  a. Routing becomes excessively complicated b. Power issues c. Clock frequency d. Simulation time increases

Answer : Normally, the FPGA resources are used less than 70% because: Routing becomes excessively complicated

Description : List and describe three general approaches to improve designer productivity.

Answer : Automation: The task of using a computer program to replace manual design effort. The program replaces manual design effort. Synthesis. Reuse: The ... correctness/completeness of each design step. Hardware/software co-simulation.

Description : Explain placement, routing, and sizing.

Answer : Placement: The task of placing and orienting every transistor somewhere on IC. Routing: The task of running wires between the transistors without inserting other wires or transistors. ... wires and transistor provide better performance but consume more power and require more silicon area.

Description : A single FSM can be converted to two smaller FSM. Justify.

Description :

Answer : Common computation models: Sequential program model Statements, rules for composing statements, semantics for executing them Communicating process model ... Object-oriented model For breaking complex software into simpler, well-defined pieces

Description : Sketch internal design of 4x3 ROM.

Answer : The internal design of 4x3 ROM

Description : Explain the advantages and disadvantages of using memory I/O and standard I/O.

Answer : Memory mapped I/O and standard I/O are the two methods for communicating microprocessor with peripherals. Processor talks to both memory and peripheral using the same bus.Two ways to talk to a peripheral. ... of standard I/O is no loss of memory addresses to the use as I/O addresses.

Description : Explain parallel and wireless protocols.

Answer : Parallel protocols: PCI bus (Peripheral Components Interconnect): PCI stands for Peripheral Components Interconnect. PCI bus is used as a communication line to transmit signals and data ... provide the basis for wireless network products using the Wi-Fi brand.

Description : Explain memory hierarchy.

Answer : Memory hierarchy: Main memory is large, inexpensive, slow memory stores entire program and data. Cache memory is small, expensive, fast memory stores copy of likely accessed parts of large ... In memory hierarchy the smaller memory is faster and larger memory storage is slower.

Description : Explain memory write ability and storage permanence with suitable diagram.

Answer : Write ability and storage permanence of memories: Write ability is the manner and speed at which memory can be written. Storage permanence is the ability of memory to hold stored bits ... Holds bits after power is no longer supplied. High end and middle range of storage permanence.

Description : Describe different RT level computational and sequential components used to design single function processors.

Answer : RT-level combinational components:- To reduce the complexity in digital logic, combinational components are used, which are more powerful than logic gates.  Such combinational ... during a clock edge. An asynchronous inputs value effects the circuit independent of the clock.

Description :

Build using minimum number of CMOS gates.

  1. Three input NAND gate.
  2. Two input NOR gate
  3. Three input NOR gate
  4. Two input AND gate
  5. Two input OR gate

Answer : Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

Description : Explain the various steps involved in designing a custom single-purpose processor.

Answer : A single purpose processor is a digital circuit designed to execute exactly one program. It is also known as co-processor, accelerator or peripheral. It contains only ... for small quantities. Performance may not match general-purpose processors for same applications.

Description : If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year. 1.2030 2.2050

Answer : If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year.1.20302.2050

Description : Compare the annual growth rate of  1.IC capacity 2.Designer productivity.

Answer : Compare the annual growth rate of 1.IC capacity2.Designer productivity.

Description : Explain Inter-process Communication (IPC) using mailbox/queue.

Answer : Inter-process communication using mailbox: Mailbox is the Interprocess communication mechanism. A process puts a data message for another process in the mailbox. Mailbox is also called as message exchange. ... a message. In mailbox IPC the sender need not to know the name of the receiver.

Description :

Explain arbitration. What is priority arbitrator?

Answer : Arbitration: IF multiple peripherals are connected to microprocessor or DMA controller or any resource and they request services simultaneously so which peripheral will get serviced first this is ... Peripherals make requests to arbiter and arbiter makes requests to the resource.

Description :

Explain FSM and concurrent process with example.

Answer : Finite State Machine (FSM): Finite state machine is a machine which have a transition from state to state. The system have some number of states and at a time the system can ... Y seconds. In sequential execution, the processor executes single task which causes poor processor utilization.

Description : Compose 1k x 8 ROMS into 8k x 8 ROM.

Answer : 1k x 8 ROMS into 8k x 8 ROM:

Description : What is design technology? Explain top down design process.

Answer : Design technology: Design technology is the manner in which we convert our concept desired system into an implementation. The three main design technologies are 1. Compilation/Synthesis ... general purpose processors and A Gate-level Netlist for special-purpose processors.

Description :

Explain data transfer mechanism in I2C protocol. Compare it with CAN and USB protocol based on bit rate and area of applications.

Answer : I2C (Inter-Integrated Circuit): I2C stands for Inter-Integrated Circuit. I2C is a serial protocol. It was developed by Philips Semiconductor. I2C bus have two communication lines. One is serial data ( ... Mbps this is used for lower speed devices. Using USB we can connect upto 127 devices.

Description : What is Mailbox? Write a note on Mailbox.

Answer : Mailbox is used for inter-process communication for sending small messages between tasks or between ISR and task. The Mailbox is used in some Real Time Operating system (RTOS). If the task or ... received by which task or thread is called mailbox client. Mailbox message is a kernel service.

Description :

Answer : The volatile keyword is a part of C standard, and this warns the compiler that ISR might change the value of a variable so that the compiler will not optimize the code in a way that will ... the keyword is not supported, you can still get the similar result by turning off the compiler optimizations.

Description : explain how a stepper motor is controlled using driver. give relevant hardware and software details.

Answer : A stepper motor is an electric motor that rotates fix number of degrees whenever we apply a step signal. the stepper motor can rotate 1.8-degree full step or ... driver 2. controlling a stepper motor directly Application of stepper motor: disk driversprintersphotocopyfax machinerobotscamcorder

Description : Explain Keypad controller.

Answer : Keypad Controller: It's a device which interfaces between the computer and keyboard. That is a input device and used for transfer the data to connected device.

Description :

Answer : Liquid Crystal Display:-An LCD is a low-cost, low power device capable of displaying text and images. LCD's are extremely common in embedded systems since such system often does not have video monitors ... toggles the enables bit and acts as a delay so that the command can be processed and executed.

Description :

Answer : UART takes parallel data and transmits serially and UART receives serial data and converts to parallel.A simple UART may possess1.Some configuration registers and2.Two independently operating processors, one ... must write data to the transmit register and/or read data from the received register.

Description :

Answer : Timers:-A timer is a peripheral device that can measure time intervals. Timers can be used to1. General events at the specific time or to determine the duration of two external Keeping a ... the number of times the car wheel rotates in one second, in order to determine cars speed.

Description :

Answer : Interrupt latency is the amount is the amount of time it takes a system to respond to an interrupt.The 4 factors influencing on embedded system response to an interrupt are:1. The longest period of time ... 2 is one of the reasons that it is generally a good idea to write short interrupt routines.

Description :

Answer : A semaphore is called binary semaphore when its value is 0, it is assumed that it has been taken (or accepted) & when its value is 1, it is assumed that it has been released & no ... that are not themselves reentrant.3. A reentrant function may does not use the hardware in a nonatomic way.

Description : What are counting semaphores and resource semaphore?

Answer : If a task tries to take the semaphore when the integer is equal to zero, then the task will block. These semaphores are called counting semaphore. Some system offer semaphore that can be ... , but they cannot be used to communicate between two tasks. Such semaphores are called resource semaphore.

Description :

Answer : Instruction execution has 5 basic stages:1. Fetch instruction:The task of reading the next instruction from memory into the instruction register.2. Decode instruction:The task of determining what operation ... into an appropriate register.5. Store results:The task of writing a register into memory.

Description :

Answer : A design metric is a measure of a implementations features such as cost, size, performance and power.Commonly used design metrics are:1.NRE cost:NRE stands for non recurring engineering cost. ... to check that manufacturing was correct.11.Safety:The probability that the system will not cause harm.

Description :

Answer : The main characteristics of an embedded system are:1. Single functioned2. Tightly constrained3. Reactive and real time1. Single functioned:An embedded system usually executes a specific program repeatedly.Ex. Pager ... computer user. But it doesn't result in a system failure.Ex. Digital camera chip

Description : Define embedded system.

Answer : An embedded system is nearly any computing system other than a desktop computer. Embedded systems are hard to define because they cover such a broad range of electronic devices. It has three main components: 1. Hardware 2. Main application software 3. Real time operating system

Description : What is watchdog timer ? Explain the implementation of time out for ATM with block diagram and program.

Answer : A special type of timer is a watchdog timer, which will reset the system after a predefined timeout. Watchdog timer reset timer every X time unit, else timer generates a signal ... be loaded into timereg. This is to prevent erroneous software from unintentionally resetting the watchdog timer.

Description :

Answer : Shared memory :For sharing of data faster and communication between programs, we use shared memory. Shared memory can be used with multiprocessors and single processors. Means Program ... No resource preemption4. Circular waitIf the four conditions occur simultaneously then the deadlock occurs.

Description :

Answer : The scheduler is very important in Real-Time Operating System (RTOS). Selection of tasks for execution is provided by the scheduler. Which task to execute when it is provided by the ... . Non-preemptive scheduling is simple.Preemptive scheduling is flexible while non-preemptive scheduling is rigid.

Description :

Answer : notes.txt (18 kb) I added extra knowledge in this file.I also attach my programs. If any doubts ask me. If any doubt on socket please let me know. I know little bit English knowledge. If any spell mistake and grammar error sorry sorry.

Description :

Answer : Some embedded systems have Real-Time Operating Systems (RTOS) and some of them not. Real-Time Operating Systems is a platform for building applications for embedded systems, Smaller Software ... they just have application code without RTOS. Every Real-Time Operating Systems have the kernel.

Description :

Answer : There are three different host/target architecture for embedded Linux.Linked setupRemovable storage setupStandalone setup1. Linked setup :In this host/target architecture, the host and ... cross-platform development environment.The target contains bootloader, kernel, and root filesystem.

← Prev Question Next Question →
editAsk a Question