Explain Host/target linked setup.

asked Jan 20, 2018 by anonymous

74 views

Please log in or register to answer this question.

1 Answer

answered Jan 21, 2018 by anonymous
edited Jan 21, 2018 by anonymous

There are three different host/target architecture for embedded Linux.

Linked setup
Removable storage setup
Standalone setup

1. Linked setup :

In this host/target architecture, the host and target are permanently linked together by serial cable or Ethernet link.

In host/target linked setup, no storage device is required in between host and target.
All the transfers occur via serial cable or Ethernet link.
The host/target linked setup is most commonly used.
In host/target linked setup, the host contains cross-platform development environment.
The target contains bootloader, kernel, and root filesystem.

← Prev Question Next Question →

Related questions

asked 7 hours ago by anonymous

What is true about viruses without exception? (1) They contain a core of RNA (2) They can infect bacteria (3) They cannot produce antibodies (4) They can multiply only in host cells

What is true about viruses without exception? (1) They contain a core of RNA (2) They can infect bacteria (3) They cannot produce antibodies (4) They can multiply only in host cells

Last answer: They can multiply only in host cells

0 like 0 dislike

2 views 1 answer

asked Jan 8 by anonymous

It is desired to connect five computers that are joined at a single point called central node. i) Draw the setup. ii) Name the topology. iii) State two advantages and disadvantages of this topology.

It is desired to connect five computers that are joined at a single point called central node. i) Draw the setup. ii) Name the topology. iii) State two advantages and disadvantages of this topology.

Last answer: i. Setup: ii. Name of topology: Star topology iii. Advantages of Star Topology 1) As compared to Bus topology it gives far much better performance, signals don't necessarily get ... as well number of nodes which can be added in such topology is depended on capacity of central device.

0 like 0 dislike

6 views 1 answer

asked Aug 1, 2020 by anonymous

Top and side views of a photographer’s setup for a product shoot are shown in the figure. P is the primary light source, S is the secondary light source, R is the reflector and Q is the camera position. If the Primary Light Source is at 100% intensity, and the secondary light is at 25% intensity, which one of the given options is the photograph taken using this setup?

Last answer: D

0 like 0 dislike

71 views 2 answers

asked Jul 26, 2020 by anonymous

Which 2 countries will host the 2002 Soccer World Cup finals

Which 2 countries will host the 2002 Soccer World Cup finals

Last answer: Japan - South Korea

0 like 0 dislike

23 views 1 answer

asked Jun 27, 2020 by anonymous

Draw Bourdon tube with LVDT setup for pressure measurement.

Draw Bourdon tube with LVDT setup for pressure measurement.

Last answer: Bourdon tube with LVDT setup for pressure measurement.

0 like 0 dislike

63 views 1 answer

asked Apr 11, 2018 by anonymous

How many bits Internet address is assigned to each host on a TCP/IP Internet which is used in all ...

How many bits Internet address is assigned to each host on a TCP/IP Internet which is used in all communications with host? A) 16 bits B) 32 bits C) 48 bits D) 64 bits

Last answer: How many bits Internet address is assigned to each host on a TCP/IP Internet which is used in all communications with host? 32 bits

0 like 0 dislike

79 views 1 answer

asked Apr 1, 2018 by anonymous

Explain memory management functions of RTOS.

0 like 0 dislike

64 views 0 answers

asked Mar 28, 2018 by anonymous

Explain placement, routing, and sizing.

Explain placement, routing, and sizing.

Last answer: Placement: The task of placing and orienting every transistor somewhere on IC. Routing: The task of running wires between the transistors without inserting other wires or transistors. ... wires and transistor provide better performance but consume more power and require more silicon area.

0 like 0 dislike

60 views 1 answer

asked Mar 28, 2018 by anonymous

Explain different models that are used to describe embedded system.

Last answer: Common computation models: Sequential program model Statements, rules for composing statements, semantics for executing them Communicating process model ... Object-oriented model For breaking complex software into simpler, well-defined pieces

0 like 0 dislike

62 views 1 answer

asked Mar 26, 2018 by anonymous

Explain the advantages and disadvantages of using memory I/O and standard I/O.

Explain the advantages and disadvantages of using memory I/O and standard I/O.

Last answer: Memory mapped I/O and standard I/O are the two methods for communicating microprocessor with peripherals. Processor talks to both memory and peripheral using the same bus.Two ways to talk to a peripheral. ... of standard I/O is no loss of memory addresses to the use as I/O addresses.

0 like 0 dislike

131 views 1 answer

asked Mar 26, 2018 by anonymous

Explain parallel and wireless protocols.

Explain parallel and wireless protocols.

Last answer: Parallel protocols: PCI bus (Peripheral Components Interconnect): PCI stands for Peripheral Components Interconnect. PCI bus is used as a communication line to transmit signals and data ... provide the basis for wireless network products using the Wi-Fi brand.

0 like 0 dislike

88 views 1 answer

asked Mar 26, 2018 by anonymous

Explain memory hierarchy.

Explain memory hierarchy.

Last answer: Memory hierarchy: Main memory is large, inexpensive, slow memory stores entire program and data. Cache memory is small, expensive, fast memory stores copy of likely accessed parts of large ... In memory hierarchy the smaller memory is faster and larger memory storage is slower.

0 like 0 dislike

99 views 1 answer

asked Mar 24, 2018 by anonymous

Explain memory write ability and storage permanence with suitable diagram.

Explain memory write ability and storage permanence with suitable diagram.

Last answer: Write ability and storage permanence of memories: Write ability is the manner and speed at which memory can be written. Storage permanence is the ability of memory to hold stored bits ... Holds bits after power is no longer supplied. High end and middle range of storage permanence.

0 like 0 dislike

3.2k views 1 answer

asked Mar 21, 2018 by anonymous

Explain the various steps involved in designing a custom single-purpose processor.

Explain the various steps involved in designing a custom single-purpose processor.

Last answer: A single purpose processor is a digital circuit designed to execute exactly one program. It is also known as co-processor, accelerator or peripheral. It contains only ... for small quantities. Performance may not match general-purpose processors for same applications.

0 like 0 dislike

320 views 1 answer

asked Mar 18, 2018 by anonymous

Explain Inter-process Communication (IPC) using mailbox/queue.

Explain Inter-process Communication (IPC) using mailbox/queue.

Last answer: Inter-process communication using mailbox: Mailbox is the Interprocess communication mechanism. A process puts a data message for another process in the mailbox. Mailbox is also called as message exchange. ... a message. In mailbox IPC the sender need not to know the name of the receiver.

0 like 0 dislike

103 views 1 answer

asked Mar 17, 2018 by anonymous

Explain arbitration. What is priority arbitrator?

Explain arbitration. What is priority arbitrator?

Last answer: Arbitration: IF multiple peripherals are connected to microprocessor or DMA controller or any resource and they request services simultaneously so which peripheral will get serviced first this is ... Peripherals make requests to arbiter and arbiter makes requests to the resource.

0 like 0 dislike

74 views 1 answer

asked Mar 17, 2018 by anonymous

Explain FSM and concurrent process with example.

Explain FSM and concurrent process with example.

Last answer: Finite State Machine (FSM): Finite state machine is a machine which have a transition from state to state. The system have some number of states and at a time the system can ... Y seconds. In sequential execution, the processor executes single task which causes poor processor utilization.

0 like 0 dislike

104 views 1 answer

asked Mar 14, 2018 by anonymous

What is design technology? Explain top down design process.

What is design technology? Explain top down design process.

Last answer: Design technology: Design technology is the manner in which we convert our concept desired system into an implementation. The three main design technologies are 1. Compilation/Synthesis ... general purpose processors and A Gate-level Netlist for special-purpose processors.

0 like 0 dislike

121 views 1 answer

asked Mar 3, 2018 by anonymous

Explain data transfer mechanism in I2C protocol.

Explain data transfer mechanism in I2C protocol. Compare it with CAN and USB protocol based on bit rate and area of applications.

Last answer: I2C (Inter-Integrated Circuit): I2C stands for Inter-Integrated Circuit. I2C is a serial protocol. It was developed by Philips Semiconductor. I2C bus have two communication lines. One is serial data ( ... Mbps this is used for lower speed devices. Using USB we can connect upto 127 devices.

0 like 0 dislike

132 views 1 answer

asked Jan 24, 2018 by anonymous

Explain Keypad controller.

Explain Keypad controller.

Last answer: Keypad Controller: It's a device which interfaces between the computer and keyboard. That is a input device and used for transfer the data to connected device.

2 like 0 dislike

279 views 2 answers

asked Jan 24, 2018 by anonymous

Explain how UART is used for communication highlighting the advantages of UART.

Last answer: UART takes parallel data and transmits serially and UART receives serial data and converts to parallel.A simple UART may possess1.Some configuration registers and2.Two independently operating processors, one ... must write data to the transmit register and/or read data from the received register.

1 like 0 dislike

133 views 1 answer

asked Jan 24, 2018 by anonymous

Explain the concept of semaphore. How does this help us in solving the shared data problem in embedded system?

Last answer: A semaphore is called binary semaphore when its value is 0, it is assumed that it has been taken (or accepted) & when its value is 1, it is assumed that it has been released & no ... that are not themselves reentrant.3. A reentrant function may does not use the hardware in a nonatomic way.

1 like 0 dislike

153 views 1 answer

asked Jan 22, 2018 by anonymous

What is watchdog timer ? Explain the implementation of time out for ATM with block diagram and program.

What is watchdog timer ? Explain the implementation of time out for ATM with block diagram and program.

Last answer: A special type of timer is a watchdog timer, which will reset the system after a predefined timeout. Watchdog timer reset timer every X time unit, else timer generates a signal ... be loaded into timereg. This is to prevent erroneous software from unintentionally resetting the watchdog timer.

1 like 0 dislike

3.2k views 1 answer

asked Jan 22, 2018 by anonymous

Explain Shared memory, Mutex, Message passing and Dead lock.

Last answer: Shared memory :For sharing of data faster and communication between programs, we use shared memory. Shared memory can be used with multiprocessors and single processors. Means Program ... No resource preemption4. Circular waitIf the four conditions occur simultaneously then the deadlock occurs.

2 like 0 dislike

633 views 1 answer

asked Jan 22, 2018 by anonymous

Explain the role of scheduler in RTOS. Compare pre-emptive and non-preemptive scheduling techniques.

Last answer: The scheduler is very important in Real-Time Operating System (RTOS). Selection of tasks for execution is provided by the scheduler. Which task to execute when it is provided by the ... . Non-preemptive scheduling is simple.Preemptive scheduling is flexible while non-preemptive scheduling is rigid.

1 like 0 dislike

292 views 1 answer

asked Jan 19, 2018 by anonymous

List and explain the various functions supported by Linux/RTLinux.

List and explain the various functions supported by Linux/RTLinux.

Last answer: Various functions of RTLinux is as follows: Interrupt handling functions

3 like 0 dislike

84 views 1 answer

asked Jan 19, 2018 by anonymous

Explain the various feature of Linux that are useful for embedded system design.

Last answer: Various features of Linux that are used in embedded systems are as follows : Linux is multiuser operating system. Linux is open source and free. Linux can be ... Linux supports handling of errors. Real-time Linux supports the group scheduling functions.

3 like 0 dislike

108 views 1 answer

asked Jan 18, 2018 by anonymous

Explain the following design matrix with suitable example.

a) Time to market b) The performance

Last answer: a) Time to market :Time to market is the time from development of an embedded system to sell it to customers is called time to market. For more profit, the time to market should be ... losses due to delayed entry.b) Performance :Latency and throughput are the two main measures of performance.

0 like 0 dislike

79 views 1 answer

asked Jan 13 by anonymous

Ice glacier’s melting is a common phenomenon linked to the rise in seawater level. The glaciers are predominantly present in (1) Greenland (2) Antarctica (3) Himalayas (4) Arctic

Ice glacier’s melting is a common phenomenon linked to the rise in seawater level. The glaciers are predominantly present in (1) Greenland (2) Antarctica (3) Himalayas (4) Arctic

Last answer: Antarctica

0 like 0 dislike

20 views 1 answer

asked Jul 21, 2020 by anonymous

What linked Armenia, Georgia, Latvia and Moldavia

What linked Armenia, Georgia, Latvia and Moldavia

Last answer: USSR

0 like 0 dislike

10 views 1 answer

asked Sep 2, 2018 by anonymous

A coil of 500 turns is linked with a flux of 25 mwb, when carries a current of 12.5A. Calculate the value of self-inductance.

A coil of 500 turns is linked with a flux of 25 mwb, when carries a current of 12.5A. Calculate the value of self-inductance.

Last answer: Ans: Self-Inductance: L = NΦ /I = 500 × 25 × 10-3 / 12.5 = 1 H

0 like 0 dislike

110 views 1 answer

asked May 24, 2018 by anonymous

Two generating stations G1 and G2 of ratings 10 MVA and 8 MVA respectively are linked by a line rated at 5

Two generating stations G1 and G2 of ratings 10 MVA and 8 MVA respectively are linked by a line rated at 5 MVA, 0.1 Pu reactance. Each station has a reactance of 0.5 pu. If the base MVA is 10 MVA, short-circuit MVA of G1 is

0 like 0 dislike

366 views 0 answers

asked Aug 9, 2017 by anonymous

How the two winding transformer is linked ?

How the two winding transformer is linked ?

Last answer: Mutual induction

0 like 0 dislike

71 views 2 answers

asked 4 days ago by anonymous

A pilot has to release the bomb to hit a target (1) right above the target (2) beyond the target (3) before the target (4) None of these

A pilot has to release the bomb to hit a target (1) right above the target (2) beyond the target (3) before the target (4) None of these

Last answer: before the target

0 like 0 dislike

2 views 1 answer

asked 6 days ago by anonymous

Market segmentation is: (1) Group of Sales Persons (2) Dividing target groups as per their needs (3) Market Division (4) Market Space

Market segmentation is: (1) Group of Sales Persons (2) Dividing target groups as per their needs (3) Market Division (4) Market Space

Last answer: Dividing target groups as per their needs

0 like 0 dislike

1 view 1 answer

asked Jan 12 by anonymous

A bakery P can sold 500 breads in 4 hours, bakery Q can sold the same number of bread in 5 hrs while bakery R can sold them in 6 hrs. All the bakeries are opened at 8 a.m while bakery P is closed at 9 p.m and the remaining 2 bakeries complete their target. Approximately at what time will the work be finished? a) 10 b) 8 c) 12 d) 6

A bakery P can sold 500 breads in 4 hours, bakery Q can sold the same number of bread in 5 hrs while bakery R can sold them in 6 hrs. All the bakeries are opened at 8 a.m while bakery P is closed at 9 p.m and the remaining 2 bakeries complete their target. Approximately at what time will the work be finished? a) 10 b) 8 c) 12 d) 6

Last answer: A (P+Q+R)'s 1 hour work = (1/4 +1/5+ 1/6) =(15+12+10)/60 =37/60 Remaining work = 1- 37/60 = 23/60 (Q+R)'s 1 hour work = (1/5 +1/6) =11/30 Now 11/30 work is done by Q and R ... R in(30/11*23/60) =23/22 hrs = 1hr So the work will be finished approximately 1 hr after 9.am i.e., around 10 a.m

0 like 0 dislike

6 views 1 answer

asked Jan 12 by anonymous

In covering a definite distance, the speeds of P & Q are in the ratio of 5:6. P takes 45 mins more than Q to reach the target. The time taken by P to reach the target is. a) 4 hrs 20 mins b) 4 hrs 45 mins c) 2hrs 30 mins d) 4hrs 30 mins

In covering a definite distance, the speeds of P & Q are in the ratio of 5:6. P takes 45 mins more than Q to reach the target. The time taken by P to reach the target is. a) 4 hrs 20 mins b) 4 hrs 45 mins c) 2hrs 30 mins d) 4hrs 30 mins

Last answer: D Ratio of speeds = 5:6 Ratio of time =6:5 Suppose P takes 6x hrs and Q takes 5x hrs to reach the target. Then, 6x – 5x = 45/60 X=3/4 Time taken by P = 6x hrs =(6*3/4)hrs =4.5 hrs i.e., the time taken by P to reach the target is 4hrs 30mins

0 like 0 dislike

14 views 1 answer

asked Jul 22, 2020 by anonymous

What colour is the bull on an archery target

What colour is the bull on an archery target

Last answer: Gold

0 like 0 dislike

28 views 1 answer

asked Jun 18, 2018 by anonymous

If it takes a transmitted signal 1m sec to go up to the target and come back after reflection, how far is

If it takes a transmitted signal 1m sec to go up to the target and come back after reflection, how far is the transmitter from the target? A) 150 Km B) 150 m C) 15 Km D) 1500 m

Last answer: If it takes a transmitted signal 1m sec to go up to the target and come back after reflection, how far is the transmitter from the target? A) 150 Km B) 150 m C) 15 Km D) 1500 m

0 like 0 dislike

155 views 1 answer

asked May 23, 2018 by anonymous

A Doppler Radar operating at 15 GHz is viewing a target moving directly towards it at the speed of 25 m/s.

A Doppler Radar operating at 15 GHz is viewing a target moving directly towards it at the speed of 25 m/s. The Doppler frequency shift

Last answer: A Doppler Radar operating at 15 GHz is viewing a target moving directly towards it at the speed of 25 m/s. The Doppler frequency shift 2.5 KHz

0 like 0 dislike

40 views 1 answer

asked May 17, 2018 by anonymous

Normally, the FPGA resources are used less than 70% because:

Normally, the FPGA resources are used less than 70% because: a. Routing becomes excessively complicated b. Power issues c. Clock frequency d. Simulation time increases

Last answer: Normally, the FPGA resources are used less than 70% because: Routing becomes excessively complicated

0 like 0 dislike

240 views 1 answer

asked Apr 1, 2018 by anonymous

What is Rate Monotonic Analysis (RMA) in scheduling?

0 like 0 dislike

76 views 0 answers

asked Mar 29, 2018 by anonymous

List and describe three general approaches to improve designer productivity.

List and describe three general approaches to improve designer productivity.

Last answer: Automation: The task of using a computer program to replace manual design effort. The program replaces manual design effort. Synthesis. Reuse: The ... correctness/completeness of each design step. Hardware/software co-simulation.

0 like 0 dislike

94 views 1 answer

asked Mar 28, 2018 by anonymous

A single FSM can be converted to two smaller FSM. Justify.

A single FSM can be converted to two smaller FSM. Justify.

0 like 0 dislike

572 views 0 answers

asked Mar 28, 2018 by anonymous

Sketch internal design of 4x3 ROM.

Sketch internal design of 4x3 ROM.

Last answer: The internal design of 4x3 ROM

0 like 0 dislike

610 views 1 answer

asked Mar 21, 2018 by anonymous

Describe different RT level computational and sequential components used to design single function processors.

Describe different RT level computational and sequential components used to design single function processors.

Last answer: RT-level combinational components:- To reduce the complexity in digital logic, combinational components are used, which are more powerful than logic gates. Such combinational ... during a clock edge. An asynchronous inputs value effects the circuit independent of the clock.

0 like 0 dislike

161 views 1 answer

asked Mar 21, 2018 by anonymous

Build using minimum number of CMOS gates.

Build using minimum number of CMOS gates. Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

Last answer: Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

0 like 0 dislike

179 views 1 answer

asked Mar 21, 2018 by anonymous

If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year.

If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year. 1.2030 2.2050

Last answer: If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year.1.20302.2050

0 like 0 dislike

50 views 1 answer

asked Mar 21, 2018 by anonymous

Compare the annual growth rate of 1.IC capacity and 2.Designer productivity.

Compare the annual growth rate of 1.IC capacity 2.Designer productivity.

Last answer: Compare the annual growth rate of 1.IC capacity2.Designer productivity.

0 like 0 dislike

69 views 1 answer

asked Mar 15, 2018 by anonymous

Compose 1k x 8 ROMS into 8k x 8 ROM.

Compose 1k x 8 ROMS into 8k x 8 ROM.

Last answer: 1k x 8 ROMS into 8k x 8 ROM:

0 like 0 dislike

1.4k views 1 answer

...